CLAIMS:

What we claim is:

1.   A compressor of a multiplier comprising:

a first compressor, wherein said first compressor comprises:

a first plurality of inputs;

a summation output;

a first carry bit output; and

a first plurality of transistor paths connecting each of said first plurality of inputs to said summation output, wherein a first compressor critical transistor stage path level within said first compressor is less than seven; and

a successive compressor, wherein said successive compressor comprises:

a second plurality of inputs; and

a plurality of successive transistor paths connecting at least one of said first plurality of inputs to said first carry bit output and connecting said first carry bit output to at least one of said second plurality of inputs, wherein a successive compressor critical transistor stage path level within said successive compressor is less than eight.

2.   The compressor of claim 1, wherein said first compressor further comprises:

a second carry bit output; and

a second plurality of transistor paths connecting each of said first plurality of inputs to said second carry bit output.

3.   The compressor of claim 2, wherein each of said first plurality of transistor paths, each of said second plurality of transistor paths, and each of said plurality of successive transistor paths comprises a plurality of switches and a plurality of inverters.

4.   The compressor of claim 3, wherein said switches and said inverters form a plurality of logic stages for each of said first plurality of inputs.

5.   The compressor of claim 4, wherein at least one of said logic stages for at least one of said first plurality of inputs is a transfer gate XOR stage and at least one of said logic stages for at least one of said first plurality of inputs is a transfer gate XNOR stage.

6.   The compressor of claim 3, wherein when one of said first plurality of inputs is connected to a source of one said switches, said input is not connected to a gate of another of said switches,

and when one of said first plurality of inputs is connected to a gate of one said switches, said input is not connected to a source of another of said switches.

7.   The compressor of claim 3, wherein a drain of each of said switches is not connected to a source of another of said switches.

8.   The compressor of claim 4, wherein when one of said inverters within one of said logic stages is connected to a source of one of said switches within the same logic stage as said inverter, said inverter is not connected to a gate of another of said switches within the same logic stage as said inverter, and when one of said inverters within one of said logic stages is connected to a gate of one of said switches within the same logic stage as said inverter, said inverter is not connected to a source of another of said switches within the same logic stage as said inverter.

9.   The compressor of claim 4, wherein a first compressor critical logic stage path level is three within said first compressor and a successive compressor critical logic stage path level is three within said successive compressor.

10.   The compressor of claim 2, wherein said first compressor critical transistor stage path level within said first compressor is six and said successive compressor critical transistor stage path level within said successive compressor is seven.

11.   The compressor of claim 10, wherein a number of said first plurality of inputs is five.

12.   The compressor of claim 4, wherein a first compressor critical logic stage path level is less than four and a successive compressor critical logic stage path level is less than four.

13.   The compressor of claim 2, wherein a number of binary ones in the first plurality of inputs is the sum of two times the first carry bit output, two times the second carry bit output, and the summation output.

14.   The compressor of claim 13, wherein the summation output, the second carry bit output, and the first carry bit output, are logically expressed as

$$So = ((Bi \oplus Ci) \oplus (Di \oplus Ai)) \oplus Xi;$$

$$Co = ((Bi \oplus Ci) \oplus (Di \oplus Ai)) \cdot Xi + \overline{((Bi \oplus Ci) \oplus (Di \oplus Ai))} \cdot Ai; \text{ and}$$

$$Xo = (Bi \oplus Ci) \cdot Di + \overline{(Bi \oplus Ci)} \cdot Bi.$$

15.   A compressor of a multiplier comprising:

        a first compressor, wherein said first compressor comprises:

                a first plurality of inputs;

                a summation output;

a first carry bit output; and

a first plurality of transistor paths connecting each of said first plurality of inputs to said summation output, wherein a first compressor critical transistor stage path level within said first compressor is less than eight; and

a successive compressor, wherein said successive compressor comprises:

a second plurality of inputs; and

a plurality of successive transistor paths connecting at least one of said first plurality of inputs to said first carry bit output and connecting said first carry bit output to at least one of said second plurality of inputs, wherein a successive compressor critical transistor stage path level within said successive compressor is less than seven.

16.   The compressor of claim 15, wherein said first compressor further comprises:

a second carry bit output; and

a second plurality of transistor paths connecting each of said first plurality of inputs to said second carry bit output.

17.   The compressor of claim 16, wherein each of said first plurality of transistor paths, each said second plurality of transistor paths, and each of said plurality of successive transistor paths comprises a plurality of switches and a plurality of inverters.

18.   The compressor of claim 17, wherein said switches and said inverters form a plurality of logic stages for each of said first plurality of inputs.

19.   The compressor of claim 18, wherein at least one of said logic stages for at least one of said first plurality of inputs is a transfer gate XOR stage and at least one of said logic stages for at least one of said first plurality of inputs is a transfer gate XNOR stage.

20.   The compressor of claim 18, wherein when one of said first plurality of inputs is connected to a source of one said switches, said input is not connected to a gate of another of said switches within the same logic stage, and when one of said first plurality of inputs is connected to a gate of one said switches, said input is not connected to a source of another of said switches within the same logic stage.

21.   The compressor of claim 17, wherein a drain of each of said switches is not connected to a source of another of said switches.

22.   The compressor of claim 18, wherein when one of said inverters within one of said logic stages is connected to a source of one of said switches within the same logic stage as said

inverter, said inverter is not connected to a gate of another of said switches within the same logic stage as said inverter, and when one of said inverters within one of said logic stages is connected to a gate of one of said switches within the same logic stage as said inverter, said inverter is not connected to a source of another of said switches within the same logic stage as said inverter.

23. The compressor of claim 18, wherein a first compressor critical logic stage path level is less than four within said first compressor and a successive compressor critical logic stage path level is less than four within said successive compressor.

24. The compressor of claim 16, wherein said first compressor critical transistor stage path level within said first compressor is seven and said successive compressor critical transistor stage path level within said successive compressor is six.

25. The compressor of claim 24, wherein a number of said first plurality of inputs is five.

26. The compressor of claim 25, wherein the summation output, the second carry bit output, and the first carry bit output, are logically expressed as

$So = ((Bi \oplus Ci) \oplus (Di \oplus Ai)) \oplus \overline{Xi}$;

$Co = ((Bi \oplus Ci) \oplus (Di \oplus Ai)) \cdot \overline{Xi} + \overline{((Bi \oplus Ci) \oplus (Di \oplus Ai))} \cdot Ai$; and

$Xo = (Bi \oplus Ci) \cdot Di + \overline{(Bi \oplus Ci)} \cdot \overline{Bi}$.

27. A compressor of a multiplier comprising:

a first compressor, wherein said first compressor comprises:

a first plurality of inputs;

a summation output;

a first carry bit output;

a first plurality of transistor paths comprising a plurality of switches and a plurality of inverters connecting each of said first plurality of inputs to said summation output;

a second carry bit output; and

a second plurality of transistor paths comprising a plurality of switches and a plurality of inverters connecting each of said first plurality of inputs to said second carry bit output, wherein when one of said first plurality of inputs is connected to a source of one said switches, said input is not connected to a gate of another of said switches, and when one of said first plurality of inputs is connected to a gate of one said switches, said input is not connected to a source of another of said switches.

28. The compressor of claim 27, further comprising:

a successive compressor, wherein said successive compressor comprises:

a second plurality of inputs; and

a plurality of successive transistor paths connecting at least one of said first plurality of inputs to said first carry bit output and connecting said first carry bit output to at least one of said second plurality of inputs.

29.   A compressor of a multiplier comprising:

a first plurality of inputs;

a summation output;

a first carry bit output;

a first plurality of transistor paths connecting each of said first plurality of inputs to said summation output;

a second carry bit output; and

a second plurality of transistor paths connecting each of said first plurality of inputs to said second carry bit output, wherein each of said second plurality of transistor paths comprises a plurality of switches and a plurality of inverters, wherein a drain of each of said switches is not connected to a source of another of said switches.

30.   The compressor of claim 29, further comprising:

a successive compressor, wherein said successive compressor comprises:

a second plurality of inputs; and

a plurality of successive transistor paths connecting at least one of said first plurality of inputs to said first carry bit output and connecting said first carry bit output to at least one of said second plurality of inputs.

31.   A compressor of a multiplier comprising:

a first compressor, wherein said first compressor comprises:

a first plurality of inputs;

a summation output;

a first carry bit output;

a first plurality of transistor paths connecting each of said first plurality of inputs to said summation output;

a second carry bit output; and

a second plurality of transistor paths connecting each of said first plurality of inputs to said second carry bit output, wherein each of said first plurality of transistor paths and each of said second plurality of transistor paths comprises a plurality of switches and a plurality of inverters and said switches and said inverters form a plurality of logic stages for each of said first plurality of inputs and said at least one carry bit input, wherein when one of said inverters within one of said logic stages is connected to a source of one of said switches within the same logic stage as said inverter, said inverter is not connected to a gate of another of said switches within the same logic stage as said inverter, and when one of said inverters within one of said logic stages is connected to a gate of one of said switches within the same logic stage as said inverter, said inverter is not connected to a source of another of said switches within the same logic stage as said inverter.

32. The compressor of claim 31, further comprising:

a successive compressor, wherein said successive compressor comprises:

a second plurality of inputs; and

plurality of successive transistor paths connecting at least one of said first plurality of inputs to said first carry bit output and connecting said first carry bit output to at least one of said second plurality of inputs.

33. A compressor of a multiplier comprising:

a first compressor, wherein said first compressor comprises:

a first plurality of inputs;

a first carry bit output;

a second carry bit output; and

a first plurality of transistor paths connecting each of said first plurality of inputs to said second carry bit output, wherein a first compressor critical transistor stage path level within said first compressor is less than seven; and

a successive compressor, wherein said successive compressor comprises:

a second plurality of inputs; and

a plurality of successive transistor paths connecting at least one of said first plurality of inputs to said first carry bit output and connecting said first carry bit output to at least one of said second plurality of inputs, wherein a successive compressor critical transistor stage path level within said successive compressor is less than eight.

34.   The compressor of claim 33, wherein each of said first plurality of transistor paths and each of said plurality of successive transistor paths comprises a plurality of switches and a plurality of inverters and said switches and said inverters form a plurality of logic stages for each of said first plurality of inputs, wherein a first compressor critical logic stage path level is less than four and a successive compressor critical logic stage path level is less than four.

35.   A compressor of a multiplier comprising:

a first compressor, wherein said first compressor comprises:

a first plurality of inputs;

a first carry bit output;

a second carry bit output; and

a first plurality of transistor paths connecting each of said first plurality of inputs to said second carry bit output, wherein a first compressor critical transistor stage path level within said first compressor is less than eight; and

a successive compressor, wherein said successive compressor comprises:

a second plurality of inputs; and

a plurality of successive transistor paths connecting at least one of said first plurality of inputs to said first carry bit output and connecting said first carry bit output to at least one of said second plurality of inputs, wherein a successive compressor critical transistor stage path level within said successive compressor is less than seven.

36.   The compressor of claim 35, wherein each of said first plurality of transistor paths and each of said plurality of successive transistor paths comprises a plurality of switches and a plurality of inverters and said switches and said inverters form a plurality of logic stages for each of said first plurality of inputs, wherein a first compressor critical logic stage path level is less than four and a successive compressor critical logic stage path level is less than four.